Method for Producing a Flat Free Contacting Surface for Semiconductor Nanostructures

Simple SummaryContent extracted from patent full text and abstract with AI.

This invention describes a method for creating a flat, exposed contacting surface for semiconductor nanostructures (such as nanowires) by embedding them in a dielectric (such as hydrogen silsesquioxane- HSQ) and then removing a sacrificial, solvent-soluble underlayer. The process allows the nanostructures to be aligned and exposed at a planar surface, simplifying subsequent electrical connections. The procedure can be iterated to form precisely aligned multilayers of nanostructures, suitable for vertical integration in semiconductor devices.

Use CasesContent extracted from patent full text and abstract with AI.

• Fabrication of advanced semiconductor devices using nanostructures, like nanowires, with precise electrical contacts.
• Integration of nanostructures into multilayer chips for next-generation computer processors and memory.
• Creation of devices for spintronics and quantum computing where planar, high-quality contacts are critical.
• Production of sensors, such as chemical or gas sensors, that require exposed or partially embedded nanostructures.
• Development of photonic or optoelectronic devices using planarized nanowire arrays.
• Manufacturing of nanofluidic devices for bioanalysis, DNA separation, or lab-on-chip applications.

BenefitsContent extracted from patent full text and abstract with AI.

• Produces highly planar, exposed contacting surfaces for electrical connection to nanostructures, improving device performance and reliability.
• Allows vertical, multilayer integration of nanostructures, overcoming technical barriers of chemical-mechanical planarization (CMP).
• Gentle process using solvents minimizes damage to nanostructure surfaces and maintains their electronic properties.
• Works for nanostructures of various sizes and materials, increasing fabrication flexibility and scalability.
• Enables integration of nanostructures without short-circuiting along their length, preserving functional device architectures.
• Reusable transfer substrates, reducing costs and waste in nanomanufacturing.
• Process can be applied to large-area substrates for high-throughput chip production.

Technical Classifications (CPCs)

Inventors & Applicants

Patent Abstract

The invention relates to a method for producing a flat free contacting surface for semiconductor nanostructures, wherein at least one nanostructure (2) is arranged on the surface of a transfer substrate (1). A first layer (3) in which at least one nanostructure (2) is embedded is applied onto the same surface of the transfer substrate (1), and a second substrate (5) is applied onto the first layer (3). The transfer substrate (1) is then separated from the first layer (3) such that the at least one nanostructure (2) embedded in the first layer has a flat free surface. According to the invention, prior to applying the at least one nanostructure (2) onto the transfer substrate (1), an additional layer (6) which can be removed by means of a solvent is applied onto the surface of the transfer substrate (1), and the transfer substrate (1) is removed from the first layer (3) using a solvent. In this manner, a planarization/layering of nanostructures and a subsequent simplified electric contacting process is allowed. When the method steps are applied in iterations, multilayers can be constructed advantageously from horizontally aligned nanowire networks for example (figure 5B).