Memory element i.e. bipolar switching memory element, for resistive RAM, has memory cell connected in series with another memory cell, where each cell exhibits two stable states with respective high and low electrical resistances

Publication: DE102009023153A1
Published: 2010-12-30
Family Size: 2
Granted: Yes (1/2)

Simple SummaryContent extracted from patent full text and abstract with AI.

This patent describes a resistive RAM (ReRAM) memory element design where two memory cells are connected in series, and each cell can switch between high and low resistance states. The element is able to achieve different resistance values depending on the applied voltage, which enables different logical operations and improved memory storage techniques.

Use CasesContent extracted from patent full text and abstract with AI.

  • Non-volatile memory devices for computers and servers
  • Embedded memory for Internet of Things (IoT) devices
  • High-density memory arrays for mobile devices
  • Data storage in artificial intelligence and machine learning hardware
  • Advanced logic circuits using memory elements with resistive switching
  • Reconfigurable computing architectures

BenefitsContent extracted from patent full text and abstract with AI.

  • Enables high-density memory storage due to compact cell design
  • Supports non-volatile data retention, meaning data is kept even after power is removed
  • Can reduce power consumption by utilizing different resistance states for operations
  • Improves reliability and stability of memory elements through bipolar switching
  • Allows implementation of advanced logic functions within memory arrays
  • Potentially faster read/write operations compared to traditional memory technologies

Technical Classifications (CPCs)

Main Classifications

Physics & Measurement

Sub Classifications

Information Storage

CPC Codes

G11C13/0007G11C13/003G11C13/004G11C13/0069

Inventors & Applicants

Applicants

Forschungszentrum Juelich Gmbh

Rwth Aachen

Patent Abstract

The element has a memory cell (A) connected in series with another memory cell, where each cell exhibits one stable state with high electrical resistance and another stable state with low electrical resistance. The element is transferable into a high-impedance state by applying write voltage in the former stable state and into another high-impedance state by applying another write voltage in the latter stable state. The memory element exhibits different electrical resistance values by applying read voltage, where amount of read voltage is smaller than the write voltages. Independent claims are also included for the following: (1) a method for operating a memory element, a stack of memory elements or a memory matrix (2) a method for determining a logical value of logic interconnection of two variables in an array of memory elements.

Key Information

Publication No.

DE102009023153A1

Family ID

43217557

Publication Date

2010-12-30

Application No.

DE102009023153A

Application Date

2009-05-29

Priority Date

2009-05-29

Granted

Yes (1/2)

Possible Cooperation

For further information please contact the transfer office.