Current-driven Magnetic Domain Wall Logic
Simple SummaryContent extracted from patent full text and abstract with AI.
This invention relates to current-driven magnetic domain wall (DW) logic devices and circuits, which use electric currents to manipulate magnetic domains for storing and processing information. The core idea is to perform all-electric logic operations where logical states are encoded in the direction of magnetization in specific regions of magnetic racetracks. By exploiting chiral coupling via the Dzyaloshinskii-Moriya interaction, the device implements fundamental logic gates (such as NOT, NAND, NOR) using the movement and inversion of magnetic domain walls, allowing for scalable and nonvolatile logic devices that can be integrated and cascaded to perform complex computations—potentially paving the way for highly efficient memory-in-logic microelectronics beyond conventional CMOS technology.
Use CasesContent extracted from patent full text and abstract with AI.
- Nonvolatile, ultra-low-power logic circuits for microprocessors and embedded systems.
- Memory-in-logic architectures that integrate data storage and processing within the same hardware, supporting instant-on computing devices.
- Edge computing devices and sensors requiring energy efficiency and rapid data processing.
- Logic circuits for neuromorphic and unconventional computing applications.
- Scalable magnetic logic and memory circuits for high-density data centers and AI accelerators.
- Applications in secure computing and hardware encryption, leveraging non-volatility and robust magnetic states.
BenefitsContent extracted from patent full text and abstract with AI.
- Significant reduction of energy consumption compared to CMOS logic due to near-zero static leakage and nonvolatility.
- Instant-on capability—data retained even after power-down, eliminating need for repetitive reloading.
- Scalability to nanometer dimensions, enabling very high logic and memory densities suitable for future microelectronics.
- All-electric (no external magnetic fields needed), making implementation feasible in compact and dense circuits.
- Flexible, reconfigurable logic gates (switching between NAND and NOR operations possible).
- High operational reliability and potential for fast logic operation (sub-nanosecond switching possible).
- Facilitation of combining memory and logic functions, supporting new memory-in-logic and in-memory computing paradigms.
- Cascadability and simple interconnection without transducers—magnetic logic gates can be directly chained.
Technical Classifications (CPCs)
Main Classifications
Electrical & Electronic Tech
Physics & Measurement
Sub Classifications
Electronic Circuitry
Information Storage
Semiconductor & Solid-State Devices
CPC Codes
Inventors & Applicants
Applicants
Scherrer Inst Paul
Patent Abstract
Spin-based logic architectures provide nonvolatile data retention, near-zero leakage, and scalability, extending the technology roadmap beyond complementary metal-oxide-semiconductor (CMOS) logic. Architectures based on magnetic domain-walls take advantage of fast domain-wall motion, high density, non-volatility, and flexible design in order to process and store information. Such schemes, however, rely on domain-wall manipulation and clocking using an external magnetic field, which limits their implementation in dense, large scale chips.The present invention discloses a concept to perform all-electric logic operations and cascading in domain-wall racetracks. The present invention exploits the chiral coupling between neighbouring magnetic domains induced by the interfacial Dzyaloshinskii-Moriya interaction to realize a domain-wall inverter, the essential basic building block in all implementations of Boolean logic. The present invention also discloses reconfigurable NAND and NOR logic gates and perform operations with current-induced domain-wall motion. Finally, several NAND gates are cascaded to build XOR and full adder gates, demonstrating electrical control of magnetic data and device interconnection in logic circuits. The present invention provides a viable platform for scalable all-electric magnetic logic, paving the way for memory-in-logic applications.
Key Information
Publication No.
EP3876234A1
Family ID
69779930
Publication Date
2021-09-08
Application No.
EP20161352A
Application Date
2020-03-06
Priority Date
2020-03-06
Granted
No
Possible Cooperation
For further information please contact the transfer office.