Signal Processing System and Signal Processing Method

Simple SummaryContent extracted from patent full text and abstract with AI.

This invention describes a signal processing system and method that increases the effective analog output bandwidth by using a cascade of analog multiplexers (AMUX) to interleave and combine the outputs from multiple digital-to-analog converters (DACs). With at least two AMUX stages and carefully controlled clock signals, the system can produce high-quality, high-bandwidth analog output signals with improved signal quality, while keeping the system implementation simple.

Use CasesContent extracted from patent full text and abstract with AI.

• High-speed digital-to-analog signal conversion in communication systems, such as fiber-optic or wireless transmitters.
• Integrated circuit (IC) design for high-bandwidth data transmission modules.
• Real-time signal processing in radar or instrumentation where wide analog bandwidth is essential.
• Test and measurement equipment requiring simultaneous high throughput and analog signal fidelity.
• Applications in data centers or high-performance computing where advanced analog-digital interfacing is needed.

BenefitsContent extracted from patent full text and abstract with AI.

• Enables much higher output bandwidth than conventional single-DAC systems or direct multiplexing, supporting faster data transmission.
• Improved output signal quality due to reduced jitter, better symbol symmetry, and minimized signal fluctuations.
• Simpler system implementation because the cascaded structure allows use of lower-order multiplexers and relaxes clocking requirements.
• Flexibility to implement on-chip with DACs or as a separate module using advanced semiconductor technologies, further optimizing performance.
• Scalability, as the system can be extended by adding more stages or multiplexers for even more channels.

Technical Classifications (CPCs)

Inventors & Applicants

Patent Abstract

A signal processing system, comprising a cascade of analog multiplexers, AMUX, arranged in at least two stages (32, 33), wherein a first stage (32) comprises at least a first AMUX (11) configured to receive signals (DACout 1, DACout 2) output by a first and a second digital-to-analog converter, DAC (DAC 1, DAC 2), and a second AMUX (12) configured to receive signals (DACout 3, DACout 4) output by a third and a fourth DAC (DAC 3, DAC 4), the output signals (DACout 1, DACout 2, DACout 3, DACout 4) of the first, second, third and fourth DAC (DAC 1, DAC 2, DAC 3, DAC 4) representing a plurality of first data symbols (D1), a plurality of second data symbols (D2), a plu- rality of third data symbols (D3) and a plurality of fourth data symbols (D4), respectively, a second stage (33) comprises at least a third AMUX (13) configured to receive output signals (AMUXout 1, AMUXout 2) of the first and the second AMUX (11, 12); and a clock signal generating unit (20) configured to generate a first clock signal (AMUXclk 1) for the first AMUX (11), a second clock signal (AMUXclk 2) for the second AMUX (12) and a third clock signal (AMUXclk 3) for the third AMUX (13). The invention also relates to a signal processing method.